books-library-folders

Area/Catalogue
EEET 4045

graduate-cap

Course Level
Undergraduate

globe-earth-geography

Offered Externally
No

diploma-certificate-graduate-degree

Course ID
013401

pie-chart-graph

Unit Value
4.5

compass

University-wide elective course
No

calendar-2
Timetable/s

The 2025 timetable is
not yet available.

Course owner

Course owner
UniSA STEM

Course aim

To develop knowledge and skills in integrated circuit design and modelling using nanoscale CMOS technologies.

Course content

Evolution of CMOS technology and impact on society. Review of nMOS and pMOS transistor operations. CMOS process technology masks and design rules.
Static CMOS logic – dc and transient characteristics, noise margin, delay and power. Device sizing versus performance.
Designing CMOS logic circuits – traditional versus pass transistor and pass gate logic, impact on device count (circuit area) and output logic levels.
Delay modelling of single stage and multistage circuits – effort delay (logical effort and electrical effort), parasitic delay and path delay. Delay minimisation in multistage circuits.
Interconnects – signal integrity and delay, interconnect modelling.
Pseudo NMOS, static CMOS, dynamic CMOS and domino CMOS logic families.
Sequential CMOS circuits – clocking strategies, non-overlapping clocks.
Static CMOS RAM – Read/Write stability, sense amplifier.
CMOS datapaths and arithmetic circuits
Custom CMOS integrated circuit design using nanometre technologies, modelling and analysis techniques using modern tools.

Textbook(s)

Weste, N & Harris, D. 2011, CMOS VLSI Design: A Circuits and Systems Perspective, 4th , Pearson Education, Boston

Weste, N & Harris, D. 2011, Integrated Circuit Design, 4th, Pearson, Boston

Prerequisite(s)

Common to all relevant programs
Subject Area & Catalogue Number Course Name
EEET 2018 Analogue Devices and Circuits

Corequisite(s)

Nil

Teaching method

Component Duration
INTERNAL, MAWSON LAKES
Lecture 2 hours x 13 weeks
Tutorial 1 hour x 12 weeks
Computer Practical 2 hours x 13 weeks

Note: These components may or may not be scheduled in every study period. Please refer to the timetable for further details.


Assessment

Practical, Report, Test

Fees

EFTSL*: 0.125
Commonwealth Supported program (Band 2)
To determine the fee for this course as part of a Commonwealth Supported program, go to:
How to determine your Commonwealth Supported course fee. (Opens new window)

Fee-paying program for domestic and international students
International students and students undertaking this course as part of a postgraduate fee paying program must refer to the relevant program home page to determine the cost for undertaking this course.

Non-award enrolment
Non-award tuition fees are set by the university. To determine the cost of this course, go to:
How to determine the relevant non award tuition fee. (Opens new window)

Not all courses are available on all of the above bases, and students must check to ensure that they are permitted to enrol in a particular course.

* Equivalent Full Time Study Load. Please note: all EFTSL values are published and calculated at ten decimal places. Values are displayed to three decimal places for ease of interpretation.

Course Coordinators

Checking your eligibility